# **General Disclaimer**

# One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
  of the material. However, it is the best reproduction available from the original
  submission.

Produced by the NASA Center for Aerospace Information (CASI)

DOE/JPL-954868-79/\$ 7
Distribution Category UC-63

(NASA-CR-162176) AUTOMATED ARRAY ASSEMBLY, PHASE 2 Quarterly Report (RCA Labs., Princeton, N. J.) 36 p HC A03/MF A01 CSCL 10A N79-31759

Unclas 31882

G3/44

# AUTOMATED ARRAY ASSEMBLY, PHASE II

R. V. D'Aiello RCA Laboratories Princeton, New Jersey 08540

# QUARTERLY REPORT NO. 6

**JUNE 1979** 

This work was performed for the Jet Propulsion Laboratory, California Institute of Technology, under NASA Contract NAS7-100 for the Department of Energy.

The JPL Low-Cost Silicon Solar Array Project is funded by DOE and forms part of the DOE Photovoltaic Conversion Program to initiate a major effort toward the development of low-cost solar arrays.

Prepared Under Contract No. 954868 For

JET PROPULSION LABORATORY CALIFORNIA INSTITUTE OF TECHNOLOGY Pasadena, California 91103



# **AUTOMATED ARRAY ASSEMBLY, PHASE II**

R. V. D'Aiello RCA Laboratories Princeton, New Jersey 08540

# QUARTERLY REPORT NO. 6

**JUNE 1979** 

This work was performed for the Jet Propulsion Laboratory, California Institute of Technology, under NASA Contract NAS7-100 for the Department of Energy.

The JPL Low-Cost Silicon Solar Array Project is funded by DOE and forms part of the DOE Photovoltaic Conversion Program to initiate a major effort toward the development of low-cost solar arrays.

Prepared Under Contract No. 954868 For

JET PROPULSION LABORATORY
CALIFORNIA INSTITUTE OF TECHNOLOGY
Pasadena, California 91103

### PREFACE

This Quarterly Report, prepared by RCA Laboratories, Princeton, NJ 08540, describes the results of work performed from April 1, 1979 to June 30, 1979 in the Energy Systems Research Laboratory, B. F. Williams, Director; Materials and Process Laboratory, Solid State Division, Somerville, NJ, R. Denning, Manager; and at the Advanced Technology Laboratory, Government and Commerical Systems, Camden, NJ, F. E. Shashoua, Director. The Project Scientist is R. V. D'Aiello and the Project Supervisor is A. H. Firester, Head, Process and Applications. Others who participated in the research and writing of this report are:

Ε.	C. Douglas	-	Ion implantation
J.	Murr	-	Screen printing
W.	Kern	-	Spray-on AR coating
J.	Toner	-	Cost analysis
R.	Scott	-	Interconnect and panel assembly
Р.	Coyle		
L.	Guarino	-	Processing
G.	Nostrand	-	Cell testing and test system design

# TABLE OF CONTENTS

Secti	on		Page
I.	SUM	MARY	1
II.	INT	RODUCTION	2
III.	PRO	GRESS	5
	Α.	Solar-Cell Processing	. 5
		1. Equipment and Process Qualification	5
		2. Ion Implantation and Furnace Annealing	7
		3. Manufacturing Sequences	10
	В.	Spray-on AR Coating Process	14
		1. Spray-on Process Applied to Solar Cells	14
		2. Physical and Optical Properties of Spray-on Films	14
		3. Effect of Curing Cycles on Cell Properties	17
	С.	Panel Assembly	17
		1. Panel Lamination and Framing	17
		2. Radiant-Heat Mass Reflow Soldering Assembly	20
	D.	Automatic Electrical Test System	23
		1. Qualification Test	23
		2. Temperature Corrections	25
IV.	PLA	ANS FOR THE NEXT QUARTER	29
REFER	PENCE		30

# LIST OF ILLUSTRATIONS

Figu	re	Page
1.	Manufacturing sequences I and II	3
2.	Manufacturing sequence III	4
3.	Distribution of sheet resistance for lots 950, 951, and 952	8
4.	Measured fill factor as a function of sheet resistance for lots	
	950, 951, and 952	10
5.	Distribution of sheet resistance for wafers of lot 907P	11
6.	Distribution of sheet resistance for wafers of lot 106P	12
7.	Distribution of sheet resistance for wafers of lot 910P	12
8.	Fill factor as a function of sheet resistance including average	
	values for lots 106, 107, 910, and 115m	13
9.	Refractive index vs heat treatment time at 400°C	15
10.	Reflection spectrum for spray-on AR film on silicon	16
11.	Transmittance data	16
12.	Framing concept showing roll-over extrusion	18
13.	Frame sample	19
14.	Frame bolted at the corners	19
15.	Frame arc-welded at the corners	20
16.	Framing concept showing C-section	20
17.	Insulated standoff at corners of frame	21
18.	Radiant-heat mass reflow soldering assembly	21
19.	Radiant-heat mass reflow soldering assembly during processing	22
20.	Vacuum platen for radiant soldering	22
21.	Photograph of cell-testing stage showing reference cell mounted	
	adjacent to the cell under test	24

# LIST OF TABLES

Tabl	<b>e</b>	Page
1.	Average and Standard Deviation for AM-1 Parameters of Screen-	
	Printed Cells	6
2.	Comparison of Average AM-1 Parameters Before and After Spray	
	AR Coating	7
3.	AM-1 Parameters for Lots 950, 951, and 952	9
4.	31P Dose and Anneal Conditions for Three Lots of Solar-Cell	
	Wafers	11
5.	Average AM-1 Illuminated Cell Parameters for the Wafer Lots of	
	Table 4	13
6.	Short-Circuit Current Before and After Spray AR Process for Lot	
	910	15
7.	Effect of Heat Treatment on Spray AR Coated and Uncoated Cells	17
8.	Comparison of Cell Parameters ELH vs Oriel AM-1 Simulation	
	System	26
9.	Temperature Corrections of Cell Parameters	27

#### SECTION I

#### SUMMARY

This is the sixth quarterly report under contract 954868, which is being performed for JPL-LSA, Task IV project to analyze and evolve cost-effective manufacturing processes for the large-scale production of silicon solar-cell array panels. The results reported here were obtained during the second quarter of a phase of activity directed toward a cost and performance evaluation of three manufacturing sequences designed to convert silicon sheet and wafers into solar panels.

Work during the second quarter centered around production studies of ion-implanted and furnace-annealed solar cells made using "solar-grade" n- and p-type wafers. The performance of production-size lots was examined with regard to the relationship between the ion-implant and furnace-anneal parameters and the ability to form consistently good thick-film screen-printed contacts. Initial results indicate that the implant dose must be increased to about twice our design value so that the resultant sheet resistance of the junction layer is less than 50  $\Omega/\Box$ . Reasonably good contacts with screen-printed metallization could only be obtained for such junction layers.

Evaluations of the spray-on AR coating process using a production model  $9000 \, \text{Zicon*}$  autocoater have continued. Several lots of cells were coated, and performance before and after coating was measured. In addition, analytical studies were performed to determine and compare the structure and refractive index of the RCA I ( $\text{TiO}_2$ ) coating with commercial solutions. Sensitivity of coated, screen-printed cells to the post-heat treatment required to cure the films was also assessed.

The double-glass lamination technique has continued, and two 4x4-ft panels were successfully fabricated during this quarter. These panels along with several smaller ones have been framed and are now ready for testing.

The automatic electrical test system which was designed and assembled during the first quarter was tested for the absolute measurement of cell parameters by making comparative measurements on previously calibrated standard cells. We have also added a subroutine to make temperature corrections to the measured cell parameters.

<sup>\*</sup>Zicon Corp., Mt. Vernon, NY.

#### SECTION II

#### INTRODUCTION

In our previous work, we have identified cost-effective processes for large-scale silicon solar-panel production, brought those processes needing development to a state of technological readiness, and verified each process by experimental production of solar cells and panels. A selling price of less than \$500/kW requires that these processes be assembled to form a manufacturing sequence with internal compatibility and the capability of operating at the estimated high throughput and yield.

In this present program, three such manufacturing sequences shown in Figs. 1 and 2 were selected and will be evaluated and compared on the basis of their cost/performance effectiveness. This evaluation will be performed by studying the production flow for each sequence involving the processing of 2420 solar cells, which will be used in the fabrication of 20 solar panels. The present production plan includes the fabrication of 1040 cells of the 2420 cells from EFG ribbon and web silicon\* with the remainder made in "solar-grade"\*\* so that we can evaluate and gain experience in the handling of sheet silicon and test the sensitivity of these sequences to the starting silicon characteristics.

<sup>\*</sup>EFG ribbon to be purchased from Mobil-Tyco Solar Energy Corp., Waltham, MA. Web silicon to be purchased from Westinghouse Research and Development Center, Pittsburgh, PA. The quantity of cells and production scheduling depend on the delivery schedule from these vendors.

<sup>\*\*&</sup>quot;Solar-grade" silicon is a product of the Monsanto Corp., St. Louis, MO. These are 3-in.-diameter n- or p-type, 1/2 to  $2 \Omega$ -cm, round silicon wafers, received in a "saw-cut" form.




Figure 1. Manufacturing sequences I and II.




Figure 2. Manufacturing sequence III.

#### SECTION III

#### **PROGRESS**

### A. SOLAR-CELL PROCESSING

The following sections deal with tests conducted to assure the proper operation of equipment, some results which relate to the production of ion-implanted solar cells, and a description of the performance of such cells made in accordance with the manufacturing sequences described in Section II.

# 1. Equipment and Process Qualification

Preliminary to running ion-implanted solar cells of sequences I, II, and III through production-model screen printing and spray-on AR coating, these processes were tested on 3-in.-diameter solar-cell wafers containing a junction formed by POCl<sub>3</sub> diffusion. This was done because the performance level of such cells had previously been established on laboratory versions of this equipment.

These tests were performed on a group of 37, 3-in.-diameter solar-cell wafers split into two lots containing 12 and 25 cells. In the first lot of 12 wafers, six were screen printed on the sun-side with a previously used grid pattern having 14% shadowing and six with our new grid design [1] (9% shadowing). In the second lot, all wafers were printed with the new mask. In all cases, TFS\* 3347 silver ink was used on the junction side and RCA p-type [2] on the back (84% coverage on the back). Examination of the new grid pattern after printing revealed good line definition; the minimum designed line width (0.005 in.) printed with an average width of 5-1/2 mil. After firing at 675°C for 2 min between dual infrared lamps, these lines slumped at the edges, yielding a line of  $\sim 0.006$ -in. width.

After firing, the AM-1 illuminated cell parameters were measured, and the statistical results comparing grid patterns are summarized in Table 1. The cell characteristics for both patterns are very good; for the new grid, no significant reduction in fill factor was experienced, and a 6% increase in short-circuit

<sup>1.</sup> R. V. D'Aiello, Automated Array Assembly, Phase II, Quarterly Report No. 5, prepared under Contract No. 954868 for Jet Propulsion Laboratory, DOE/JPL-954868-79/2, March 1979.

<sup>2.</sup> R. V. D'Aiello, <u>Automated Array Assembly</u>, <u>Phase II</u>, Quarterly Report No. 4, prepared under Contract No. 954868 for Jet Propulsion Laboratory, DOE/JPL-954868-78/4, October 1978.

<sup>\*</sup>Thick Film Systems, Inc., Santa Barbara, CA.

TABLE 1. AVERAGE AND STANDARD DEVIATION FOR ALL PARAMETERS OF SCREEN-PRINTED CELLS

nmax (%)	9.33	9.56
FF max		
V oc max (mV)	592	299
J sc max (mA/cm <sup>2</sup> )	20.9	21.6
o <sup>n</sup>	0.30	0.22
ı-	~	
D I	0.008	0.017
स्य ।	0.763	0.754
σ (mV)	4.5	3.1
V oc (mV)		593
$\frac{\sigma_{\rm j}}{({\rm mA/cm}^2)}$	0.57	0.65
$\frac{J_{\rm sc}}{({\rm mA/cm}^2)}$	19.9	21.1
Grid Pattern	OLD (No AR) 19.9	NEW (No AR) 21.1

 $\frac{1}{2}$ Cell area = 41 cm

current was obtained, as expected. Similarly good results were obtained on the 25-wafer lot as illustrated in the following data:

$$\frac{1}{J_{SC}} \quad \sigma_{j} \quad \overline{V_{OC}} \quad \sigma_{v} \quad \overline{FF} \quad \sigma_{F} \quad \overline{\eta} \quad \sigma_{n} \quad J_{SC \text{ max}} \quad V_{OC \text{ max}} \quad FF_{max} \quad \eta_{max} \\
\underline{(mA/cm^{2})} \quad \underline{(mA/cm^{2})} \quad \underline{(mV)} \quad \underline{(mV)} \quad - \quad \underline{(\%)} \quad \underline{(\%)} \quad \underline{(mA/cm^{2})} \quad \underline{(mV)} \quad - \quad \underline{(\%)} \\
20.7 \quad 0.35 \quad 579 \quad 2.1 \quad 0.761 \quad 0.007 \quad 9.23 \quad 0.15 \quad 21.5 \quad 586 \quad 0.772 \quad 9.66 \\
\text{*Cell area} = 42 \text{ cm}^{2}, \text{ no AR coating.}$$

These cells were spray AR coated with the RCA I  ${\rm TiO}_2$  solution using the Zicon Model 9000 autocoater as previously described [1]. Typical results before and after coating are shown in Table 2. The coated-cell parameters are reasonably good; however, the uniformity and film quality were found to be sensitive to the ambient relative humidity (RH) for values of RH greater than  $\sim$ 45%.

TABLE 2. COMPARISON OF AVERAGE AM-1 PARAMETERS BEFORE AND AFTER SPRAY AR COATING

	$\overline{J_{sc}}$	Voc	$\overline{\mathbf{FF}}$	$\overline{\eta}$	J sc max	V <sub>oc max</sub>	FF max	η max
	$(mA/cm^2)$	<u>(mV)</u>	_	<u>(%)</u>	$(mA/cm^2)$	(mV)		_(%)_
Before	21.1	593	0.754	9.37	21.6	599	0.771	9.56
After	28.7	601	0.752	12.65	29.3	610	0.761	13.2

These tests have established the material requirements and operating conditions for the screen-printing and spray-on AR coating processes.

# 2. Ion Implantation and Furnace Annealing

The manufacturing sequences described in Section II require the formation of a junction by ion implantation and furnace annealing. A lot of 100 "solar-grade" wafers was processed through ion implantation and furnace annealing, and the distribution of junction-layer sheet resistances was measured prior to screen printing the contacts. These wafers were implanted with 2 x  $10^{15}$  A/cm<sup>2</sup>,  $^{31}$ P followed by a three-step (500°C, 2 h; 850°C, 30 min; 500°C, 2 h) furnace anneal. The distribution of measured sheet resistances is shown in Fig. 3. Both the average value (95  $\Omega/\Box$ ) and the spread are higher than previously experienced under similar dose and furnace conditions. However, ion-implanted layers are normally capped with an SiO<sub>2</sub> film to prevent impurity contamination




Figure 3. Distribution of sheet resistance for lots 950, 951, and 952.

and/or out-diffusion of the phosphorus during the high-temperature anneal, and these wafers were not capped because the capping step was not considered to be cost-effective.

The wide range (75 to 194  $\Omega/\square$ ) of sheet resistance values made this lot suitable for testing the sensitivity of the screen-printing and firing process to the absolute value of sheet resistance. Twenty-five wafers were selected from the lot and were screen-printed and fired as described in subsection III.A.1 above. The cell characteristics were measured and are listed in Table 3 along with the sheet-resistance values for each cell. It is seen from these data that the fill factors are low and decrease almost monotonically with increasing sheet resistance as shown in Fig. 4. The grid metallization pattern is designed for sheet resistivities slightly greater than  $100 \ \Omega/\square$ . Thus, the effect shown in Fig. 4 is not due simply to the increased sheet resistivity, but rather results from the interaction of the present screen-printed metallization process and the silicon surface resistivity.

It can be concluded from these data that junction layers formed in solar-grade wafers with a phosphorus dose of 2 x  $10^{15}$  A cm<sup>-2</sup> and annealed in the manner described are not compatible with the present thick-film screen-printing process.

TABLE 3. AM-1 PARAMETERS FOR LOTS 950, 951, and 952

BASE	22.25.25 2.25.25 2.25.25 2.25.25 2.25.35 2.25.35	228.22 28.22 28.22 3.22	2222222222 2222222222 2222222222 222222
m 1 m 1	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00000000000000000000000000000000000000
PMAX	3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.3.		
PMAX CURRENT	707 680 639 645 645 651 635	619. 652. 449. 617.	6699 6531. 6554. 6557. 555. 6557.
SHUNT	19.60 22.60 22.60 7.21 99.00 11.20 5.37	8.74 4.07 7.07 12.90 8.70	2000 2000 2000 2000 2000 2000 2000 200
SER	1228 1228 1228 1228 150	. 139 . 292 . 164	
FILL	66000000000000000000000000000000000000		44444444444444444444444444444444444444
MAX POWER	\$ \$ W W \$ W W W W W W \$ \$ \$ \$ \$ \$ \$ \$ \$	5.67 5.25 5.25 5.26	4.04444472 003 004444 0449 0449 0449
CELL CURRENT	826. 826. 780. 780. 780. 821. 808.	796. 859. 742. 855. 820.	832 839. 870. 873. 804. 866.
OPEN CIR VOLT	2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2	77.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7	2444445212121212121313131313131313131313131313
כבו הטש 	D1NS950001 D1NS950003 D1NS950005 D1NS950005 D1NS950005 D1NS950008 D1NS950008 D1NS950008	D1NS951001 D1NS951002 D1NS951003 D1NS951004 D1NS951005	D1NS952001 D1NS952002 D1NS952003 D1NS952004 D1NS952005 D1NS952005 D1NS952008




Figure 4. Measured fill factor as a function of sheet resistance for lots 950, 951, and 952.

The results of increasing the phosphorus dose level and adjustments in the annealing temperature are described below.

# 3. Manufacturing Sequences

Based on the results described above, adjustments were made in the phosphorus dose and/or anneal schedule in order to reduce the resultant sheet resistance of the junction layer. Three lots of 25 wafers each were formed; Table 4 shows the conditions for furnace annealing and <sup>31</sup>P dose along with the average sheet resistance obtained after annealing. Figures 5, 6, and 7 show that the spread in the distribution of measured sheet resistance is very much less than that obtained with both a lower <sup>31</sup>P dose and anneal temperature as described in subsection III.A.2 above (see Fig. 3).

TABLE 4. 31P DOSE AND ANNEAL CONDITIONS FOR THREE LOTS OF SOLAR-CELL WAFERS

	31 <sub>P Dose</sub>			$\overline{R}_{\Box}$
Lot No.	$(A/cm^2)$	Fur	nace Anneal	<u>(Ω/□)</u>
107P	4x10 <sup>15</sup>	Ľ*	850°C L 30 min	58
106P	4x10 <sup>15</sup>	L	950°C L 30 min	34
910P	2x10 <sup>15</sup>	L	950°C L 30 min	52

 $<sup>\</sup>frac{1}{\text{L}} = 500^{\circ}\text{C}$ , 2 h




Figure 5. Distribution of sheet resistance for wafers of lot 907P.




Figure 6. Distribution of sheet resistance for wafers of lot 106P.




Figure 7. Distribution of sheet resistance for wafers of lot 910P.

After screen printing and firing, the cell characteristics for the three lots were measured. Table 5 lists the average values of the AM-1 illuminated cell parameters along with the average for lots 950, 951, and 952. Clearly, a significant improvement in cell characteristics, especially in the fill factor, is obtained when the surface layer sheet resistance is lowered. It is interesting to compare the fill factors obtained on all lots processed as an

extension to the data shown in Fig. 4. In Fig. 8, an extended linear fit to the data of Fig. 4 is shown and data points showing the average value of fill factor for all other lots are plotted.

TABLE 5. AVERAGE AM-1 ILLUMINATED CELL PARAMETERS FOR THE WAFER LOTS OF TABLE 4

	$\overline{\mathtt{J}_{\mathtt{sc}}}$	Voc	$\overline{\mathbf{FF}}$	<u>"</u> *	$\overline{R}_{\square}$
Lot No.	$(\text{mA/cm}^2)$	(mV)	_	<u>(%)</u>	<u>(Ω/□)</u>
107P	21.7	552	0.659	7.9	58
106P	20.7	557	0.710	8.2	34
910P	20.5	560	0.700	8.0	52
950 - 952	19.5	499	0.518	5.1	75-150

\*No AR Coating




Figure 8. Fill factor as a function of sheet resistance including average values for lots 106, 107, 910, and 115m.

### B. SPRAY-ON AR COATING PROCESS

# 1. Spray-on AR Process Applied to Solar Cells

The model 9000 Zicon autocoater was used to spray the RCA I AR coating solution on several lots of cells described in the previous section. Typical values of short-circuit current before and after the AR coating process are given in Table 6. The average increase in short-circuit current is +31% which is 4% lower than our previous experience [2]. Some nonuniformity in film thickness was noted, especially near the metal, causing individual values (samples 910-7 and 910-12) to be lower than expected.

# 2. Physical and Optical Properties of Spray-on AR Films

Additional analyses have been carried out to determine the structure and r fractive index of the RCA I derived  ${\rm TiO}_2$  (more realistically  ${\rm TiO}_{\rm X}$ ) coating and the Emulsitone\* C  ${\rm TiO}_2$ -SiO $_2$  coating as a function of heat-treatment time at 400°C. Electron diffraction indicated an amorphous structure of the  ${\rm TiO}_2$ -SiO $_2$  coating and of the  ${\rm TiO}_{\rm X}$  coating heated for only 30 s which is our normal heat treatment. After the  ${\rm TiO}_{\rm X}$  film was heated for 5.5 and 55 min, a crystalline  ${\rm TiO}_2$  phase appeared which was identified as Anastase. The refractive index was measured by ellipsometry. These results are presented graphically in Fig. 9. The  ${\rm TiO}_{\rm X}$  film reaches a constant refractive index value of 2.22 after the 5.5- or 55-min heat treatment, indicating a stable film structure. The  ${\rm TiO}_2$ -SiO $_2$  film, on the other hand, keeps increasing in refractive index with heating time.

Absolute reflection of the RCA I  ${\rm TiO}_{_{\rm X}}$  coating on polished silicon slices as a function of wavelength for the 30-s heat-treatment period is shown in Fig. 10. A broad reflection minimum of 1.3% is reached at a wavelength of 6000 Å. A measurement of the transmittance of the coating on a quartz substrate gives a measure of the absorption. Such measurements for films heat-treated at 0.5, 5, and 50 min are shown in Fig. 11 where it can be seen that there is no significant absorption down to a wavelength of 0.37  $\mu m$ .

<sup>\*</sup>Emulsitone Company, Whippany, NJ.

TABLE 6. SHORT-CIRCUIT CURRENT BEFORE AND AFTER SPRAY AR PROCESS FOR LOT 910

	I <sub>sc No AR</sub>	I <sub>sc AR</sub>	$\Gamma = \frac{I_{sc AR}}{I_{sc No AR}}$
Cell No.	(mA)	(mA)	
910 - 1	875	1170	1.34
910 - 2	870	1150	1.32
910 - 3	890	1180	1.33
910 - 4	842	1090	1.29
910 - 5	848	1170	1.38
910 - 6	869	1150	1.32
910 - 7	906	1150	1.27
910 - 8	871	1140	1.31
910 - 9	849	1110	1.31
910 - 10	864	1200	1.39
910 - 11	870	1050	1.21
910 - 12	909	1150	1.27
910 - 13	875	1170	1.34
910 - 14	881	1130	1.29
			Ave. 1.31




Figure 9. Refractive index vs heat treatment time at 400°C.




Figure 10. Reflection spectrum for spray-on AR film on silicon.




Figure 11. Transmittance data.

# 3. Effect of Curing Cycles on Cell Properties

To cure the spray-on AR films, our normal heat-treatment cycle is 30 s each at 70, 200, and 400°C in air. To assess the sensitivity of cell properties to heat treatment, five screen-printed and AR-coated cells and three uncoated cells were heated at 400°C for times ranging from 0.5 to 15 min. The results of this test are given in Table 7. These results show:

- The AR film is unaffected by extended heat treatment.
- Degradation in cell properties is not related to the AR film and is confined to reduction of the fill factor and does not begin until after 3 min of heat treatment at 400°C.
- Spray-coated cells show less degradation than uncoated cells.

TABLE 7. EFFECT OF HEAT TREATMENT ON SPRAY AR COATED AND UNCOATED CELLS

	Spray	Time at 400°C	¹so	IST	
Cell No.	AR	(min)	(mA)	(mA)	Comments
115m - 1	Yes	1.0	1100	1091	No significant change
115m - 2	Yes	2.0	1110	1093	No significant change
115m - 3	Yes	3.0	1100	1095	No significant change
115m - 4	Yes	5.0	1090	1086	Small reduction in FF $0.760 \rightarrow 0.737$
115m - 5	Yes	15.0	1130	1123	Seriously degraded 0.761 → 0.600
115m - 6	No	2.0	900	900	No change
115m - 7	No	5.0	895	890	Fill factor severely degraded 0.755 → 0.591
115m - 8	No	15.0	895	895	Fill factor severely degraded 0.751 → 0.570

#### C. PANEL ASSEMBLY

### 1. Panel Lamination and Framing

Successful double-glass laminations have been achieved for two 4x4-ft panels and four 1x4-ft panels containing live arrays of interconnected cells.

A description of these panels and the procedures used in the lamination were given in Quarterly Report No. 5 [1]. During this quarter, the framing technique also described in that report was applied to these panels.

Framing for both large and small panels has been accomplished. The concept calls for eventually using an extruded section that will be flash-welded at the corners of the frame. After a glass panel has been placed in the frame, the edges will be rolled over (Fig. 12).




Figure 12. Framing concept showing roll-over extrusion.

The rolling process will have to be tailored to avoid breakage of the glass; however, the edge to be rolled can be relatively thin and yet provide sufficient retaining force.

Frame samples are shown in Figs. 13, 14, and 15. These frames simulate the rolled edges by use of a thin-walled C-section (Fig. 16).

The frame in Fig. 15 was arc-welded at the corners, while that in Fig. 14 was bolted. Either design is feasible as a final product; however, both would cost significantly more than the structure as conceived in Fig. 12.

A method of external interconnection was implemented for evaluation. The scheme consists of providing an insulated standoff at opposite corners (Fig. 17) rather than a pigtail lead. With this system, cables can be provided to whatever length desired, as a separate item.

The standoffs can be supplied as either male or female fittings (male type shown here), and the mating cables are assumed to have rubber caps as integral fittings. Obviously, the accumulated years of experience of the automotive industry with ignition systems would suggest that this is a viable system.




Figure 13. Frame sample.




Figure 14. Frame bolted at the corners.




Figure 15. Frame arc-welded at the corners.




Figure 16. Framing concept showing C-section.

# 2. Radiant-Heat Mass Reflow Soldering Assembly

An experimental radiant soldering assembly was designed and constructed. The purpose is to demonstrate the simultaneous reflow soldering of the cell interconnects of a 15x6 cell array. Figures 18 and 19 show the completed assembly; Fig. 20 shows the vacuum platen for handling the loose array as it is built up.




Figure 17. Insulated standoff at corners of frame.




Figure 18. Radiant-heat mass reflow soldering assembly.




Figure 19. Radiant-heat mass reflow soldering assembly during processing.




Figure 20. Vacuum platen for radiant soldering.

Soldering experiments will proceed as follows: each cell is first pretabbed (in production this would be done by machine) and laid down on the vacuum platen. The array is aligned by hand; the vacuum turned on; and the array transferred to the soldering fixture. The fixture has a second vacuum hold down with a silicone subber liner. By placing the first platen over the second, with proper vacuum control, the cells are transferred to the rubber platen while maintaining alignment. They are then covered with a transparent kapton sheet which is held in position by the same vacuum system. At this point, each interconnect strap is securely held, mechanically, by being clamped between the rubber surface and cell, or by the kapton sheet and cell.

The bank of 18 heat lamps is then moved across the array at a rate such that heating of the cells causes the solder to melt for approximately 4 to 6 s.

This process yields uniform joints, with controlled film thickness (due to uniform pressure) and no solder bumps or spikes.

This assembly will be operationally tested during the first part of next quarter.

### D. AUTOMATIC ELECTRICAL TEST SYSTEM


### 1. Qualification Test

The design and construction of a calculator-based automatic electrical test system for high-speed testing of solar cells was described last quarter [1]. In order to obtain accurate and reproducible values of cell parameters, the output illumination level from the Oriel\* filtered xenon light source must be adjusted to the AM-1 level for each measurement. A better approach for high-speed measurements is to set the output level to AM-1, monitor it with a small standard cell, and correct the data for any change in light level. This latter approach was taken by placing a small (1.3 cm<sup>2</sup>) silicon cell adjacent to the cell under test as shown in Fig. 21.

The initial level is set by using a calibrated silicon cell\*\* and a set of measurements was made and compared to those obtained on a previously calibrated ELH lamp simulator. The results of such a comparison are shown in Table 8, where

<sup>\*</sup>Oriel Corporation, Stanford, CT.

<sup>\*\*</sup>Reference standard cell No. 49, provided by NASA Lewis Research Center, Cleveland, OH.



Photograph of cell-testing stage showing reference cell mounted adjacent to the cell under test. Figure 21.

it is seen that good agreement between the two sets of values was obtained. The difference in short-circuit current in all cases is less than 3.8%.

# 2. Temperature Corrections

The temperature beneath the cell under test is measured by means of a thermocouple permanently mounted in the stage. This value is recorded for each measurement and the cell parameters  $V_{\rm oc}$ , FF and  $\eta$  are corrected back to 25°C using the following equations:

$$V_{ocT} = V_{oc} + S (T-25)$$
 (1)

where S = 0.002 V/°C

$$EFF_{T} = \eta_{T} = \eta + \varepsilon \quad (T-25)$$

where  $\varepsilon = 0.04 \%/^{\circ}C$ 

and FF = 
$$\frac{\text{FF} [1 + \epsilon/\eta (T-25)]}{[1 + S/V_{\text{oc}} (T-25)]}$$
 (3)

A typical set of measured and corrected parameters is illustrated in Table 9.

TABLE 8. COMPARISON OF CELL PARAMETERS ELH VS ORIEL AM-1 SIMULATION SYSTEM

Sample	V oc <u>(mV)</u>	I sc (mA)	V <sub>m</sub> (mV)	I m (mA)	FF	ባ <u>(%)</u>
1 ELH	599	865	490	800	0.760	9.58
1 ORIEL	585	871	481	804	0.758	9.43
2 ELH	591	885	470	810	0.728	9.26
2 ORIEL	583	888	457	800	0.707	8.93
3 ELH	592	880	475	810	0.739	9.36
3 ORIEL	583	886	456	824	0.727	9.17
4 ELH	591	865	485	820	0.768	9.56
4 ORIEL	582	870	471	811	0.753	9.31
5 ELH	592	870	485	801	0.754	9.45
5 ORIEL	581	869	462	814	0.745	9.17
6 ELH	591	811	485	762	0.771	9.0
6 ORIEL	579	842	466	790	0.754	9.0
7 ELH	590	802	480	750	0.762	8.76
7 ORIEL	580	822	476	770	0.769	8.9
8 ELH	581	810	475	752	0.759	8.69
8 ORIEL	574	818	475	760	0.769	8.8
9 ELH	592	820	490	759	0.767	9.05
9 ORIEL	581	820	479	765	0.769	8.93
10 ELH	586	795	485	730	0.760	8.61
10 ORIEL	574	810	471	748	0.758	9.59
11 ELH	591	855	485	791	0.759	9.33
11 ORIEL	581	847	466	792	0.750	9.00

_	۰,
τ	7
•	1
	1
- =	1
-	-
-	4
	٠
	i
•	٠
-	5
- 2	3
•	,
•	٩
_	•
C	,
Continued	
۲	
۲	
0	
o	
o	
o	
o	
o	
o	

2		+02		L L	í.	ti ti	1000	<b>j</b> -	
	)   	- I	101	L   1.	-	L   L   L	- ! L !	- ! -	11 I
164.0	7	ιr	015	708	2708	c	-	-	Š
40	47.4		351	×17.	) <b>-</b>	<b>o</b> c		٠,	1000
040		57	2	637	+ M	0 00	9 0	٠ ::	
040	.571	57	19	669	Ö		ō	41	
040	57	57	\$22	.693	9	0	•108	-30	
9	.575	.581	1,266.	•682	æ	•109	-	·B	61.
0.40	•572	.578	•20	.710	-	9	• 109	သ	-
0.400	• 57 4	.586	\$25	669.	G.	-	-	æ	·D
0 4 0	• 568	•574	•19	•695	ď		C	သ	ä
0 40	• 574	28	•24	•691	9	0	C	α)	101.0
040	.572	•578	2	.671	~	0	0	œ	
0490	•574	•58¢	•23	•716	-	~	-	ď	6
040		•580	•19	.731	M	-	***	œ	•
0.40		•579	•18	.724	S	0	c	7	101.0
0040		.577	•20	• 589	9	0	c	œ	0
0040		•580	22	• 700	c)	J	ت	œ	010
040	•574	.580	1,200.	•694	9	0	0	00	~
0 4 0		.581		• 736	M	-		30	66
0040		.581	1,200.	.720	S	•109	⊣	30	101.
0.4°C		.577		•629	<b>-</b>	0	0	ω .	•
0040	.572	.579		.671	~	_	co .	ω,	66
0 40	.574	581	1,240.	• 695	3	•105	~	oo i	Ö
) 0 4 i	.568	• 575		• 704	0	_	0	œ	c
0640	.567	.573	1,146.	• 721	N:	•103	9	<b>~</b> (	101.
0040	.572	.578	•21	• 688	മ	$\overline{}$	O	00	•
0040	.573	.579	\$21	• 706	0	_	-	00	•
3 4 5 6 5	573	3 5	• 240	.696	63		<b></b> (	<b>20</b> 0	6
040	• 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	2 1	120	189.	9	360.	5 6	2O U	0 0
9 6 5 6 5 6	0 10	0	0.41	000	9 1	٠.	⊋:	0.0	•
5 ×	0.00	0 0	200	100	) L		7;	n o	3 6
1040	577	0 K	2 1	169°	Vσ	101	4 0	ο α	101
400	573	. 6	240	667	, o	, ,		α	
2	.570	.577	180	.723	.724	.106	107	28.6	
040	.573	.580	\$24	.707	7.0	-	H	8	
3040	.572	•579	•21	•104	7	.107	0	S	-
040	.571	.578	1,210.	.709	0	0	-	ω	100.9
040	.567	•574	in	•688	30	ď	C	ω	9
0.40	~	.577	9	.733	3	Ü	G	ω	·
0.40	9	•576		•739	4	0	0	æ	-
0.040	7	.578	4	•698	ď	S	-	a)	=
0040	9	.576	7	969.	S)	.104	0	C(2)	č
0.040	_	.578	Ð	.713	-	0	-	æ	000
0040	•568	•575	7	<b>.</b> 704	S	•102	0	ω	•
0040	ú	.575	9	• 683	G,	C	0	B	÷
0040	G	.575	∾.	•725	ď	0	.106	œ	
0040	-	.581		•712	-	-	<b>~</b>	œ	
0.40	.568	•576	6	.701	0		.107	8	105.0
0 4 0	ā	•576	13	• 720	ď	0	• 106	Œ	100.0
0041	.573	. 583	1,220.	• 694	D.	•107	.108	α:	101.

#### SECTION IV

# PLANS FOR THE NEXT QUARTER

During the next quarter, we plan the following:

- (1) Completion of cell processing for sequences I, II, and III with solar-grade wafers\*.
- (2) Assessment of the cost/performance of these three sequences.
- (3) Lamination of 1x4-ft and 4x4-ft double-glass panels containing these cells.
- (4) Process refinement and an updated cost analysis for the double-glass lamination process.
- (5) Verification testing of the radiant-heated mass reflow solder assembly.
- (6) Assessment of the overall program and preparation of a final report.

<sup>\*</sup>As was initially documented in Quarterly Report No. 5 and confirmed this quarter, no significant quantities of EFG ribbon or web silicon will be delivered by the vendors (Mobil-Tyco Solar Corp., Waltham, MA and Westinghouse Electric Corp., Pittsburgh, PA) in time for processing the number of cells origonally planned. If sheet material is received before the end of this program, evaluations will be made of its compatibility with those process steps where problems related to the use of sheet silicon are anticipated.

# REFERENCES

- 1. R. V. D'Aiello, <u>Automated Array Assembly</u>, <u>Phase II</u>, Quarterly Report No. 5, prepared under Contract No. 954868 for Jet Propulsion Laboratory, DOE/JPL-954868-79/2, March 1979.
- 2. R. V. D'Aiello, <u>Automated Array Assembly, Phase II</u>, Quarterly Report No. 4, prepared under Contract No. 954868 for Jet Propulsion Laboratory, DOE/JPL-954868-78/4, October 1978.